## Dual, 420MHz, Low Power, Video, Current Feedback Operational Amplifier with Disable

The HFA1245 is a dual, high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process.

The HFA1245 features individual TTL/CMOS compatible disable controls. When pulled low they disable the corresponding amplifier, which reduces the supply current and forces the output into a high impedance state. This feature allows easy implementation of simple, low power video switching and routing systems. Component and composite video systems also benefit from this op amp's excellent gain flatness, and good differential gain and phase specifications.

Multiplexed A/D applications will also find the HFA1245 useful as the A/D driver/multiplexer.

The HFA1245 is a low power, high performance upgrade for the popular Intersil HA5022. For a dual amplifier without disable, in a standard 8 lead pinout, please see the HFA1205 data sheet.

## Part \# Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| HFA1245IP | -40 to 85 | 14 Ld PDIP | E14.3 |
| HA5022EVAL | High Speed Op Amp DIP Evaluation Board |  |  |

## Pinout



## Features

- Low Supply Current . . . . . . . . . . . . . . . . . 5.8mA/Op Amp
- High Input Impedance . . . . . . . . . . . . . . . . . . . . . . . $2 \mathrm{M} \Omega$
- Low Crosstalk (5MHz) . . . . . . . . . . . . . . . . . . . . . . . . -83dB
- High Off Isolation (5MHz) . . . . . . . . . . . . . . . . . . . . . 65 dB
- Wide -3dB Bandwidth $\left(\mathrm{A}_{\mathrm{V}}=+2\right)$. . . . . . . . . . . . . 420MHz
- Very Fast Slew Rate . . . . . . . . . . . . . . . . . . . . . 1200V/ $\mu \mathrm{s}$
- Gain Flatness (to 50 MHz ) . . . . . . . . . . . . . . . . . . $\pm 0.11 \mathrm{~dB}$
- Differential Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.02\%
- Differential Phase. . . . . . . . . . . . . . . . . . . . . 0.03 Degrees
- Individual Output Enable/Disable
- Output Enable/Disable Time

150ns/30ns

- Pin Compatible Upgrade to HA5022


## Applications

- Flash A/D Drivers
- High Resolution Monitors
- Video Multiplexers
- Video Switching and Routing
- Professional Video Processing
- Video Digitizing Boards/Systems
- Multimedia Systems
- RGB Preamps
- Medical Imaging
- Hand Held and Miniaturized RF Equipment
- Battery Powered Communications
- High Speed Oscilloscopes and Analyzers


## Absolute Maximum Ratings

Voltage Between V+ and V-. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VSUPPLY
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8V
Output Current (Note 2) .
Short Circuit Protected 30mA Continuous $60 \mathrm{~mA} \leq 50 \%$ Duty Cycle
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) . . . 600V

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$\qquad$
Maximum Junction Temperature (Die). . . . . . . . . . . . . . . . . . . $175^{\circ} \mathrm{C}$
Maximum Junction Temperature (Plastic Package) . . . . . . . $150^{\circ} \mathrm{C}$ Maximum Storage Temperature Range . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

## Operating Conditions

Temperature Range. . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
2. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100\% duty cycle) output current must not exceed 30 mA for maximum reliability.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 5 V, A_{V}=+1, R_{F}=560 \Omega, R_{S}=650 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | (NOTE 3) TEST LEVEL | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| Input Offset Voltage |  | A | 25 | - | 2 | 5 | mV |
|  |  | A | Full | - | 3 | 8 | mV |
| Average Input Offset Voltage Drift |  | B | Full | - | 1 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage Common-Mode Rejection Ratio | $\Delta \mathrm{V}_{\text {CM }}= \pm 1.8 \mathrm{~V}$ | A | 25 | 45 | 48 | - | dB |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 1.8 \mathrm{~V}$ | A | 85 | 43 | 46 | - | dB |
|  | $\Delta \mathrm{V}_{\text {CM }}= \pm 1.2 \mathrm{~V}$ | A | -40 | 43 | 46 | - | dB |
| Input Offset Voltage Power Supply Rejection Ratio | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.8 \mathrm{~V}$ | A | 25 | 48 | 52 | - | dB |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.8 \mathrm{~V}$ | A | 85 | 46 | 50 | - | dB |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.2 \mathrm{~V}$ | A | -40 | 46 | 50 | - | dB |
| Non-Inverting Input Bias Current |  | A | 25 | - | 6 | 15 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | 10 | 25 | $\mu \mathrm{A}$ |
| Non-Inverting Input Bias Current Drift |  | B | Full | - | 5 | 60 | $n \mathrm{n} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Input Bias Current Power Supply Sensitivity | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.8 \mathrm{~V}$ | A | 25 | - | 0.5 | 1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.8 \mathrm{~V}$ | A | 85 | - | 0.8 | 3 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.2 \mathrm{~V}$ | A | -40 | - | 0.8 | 3 | $\mu \mathrm{A} / \mathrm{V}$ |
| Non-Inverting Input Resistance | $\Delta \mathrm{V}_{\text {CM }}= \pm 1.8 \mathrm{~V}$ | A | 25 | 0.8 | 2 | - | $\mathrm{M} \Omega$ |
|  | $\Delta \mathrm{V}_{\text {CM }}= \pm 1.8 \mathrm{~V}$ | A | 85 | 0.5 | 1.3 | - | $\mathrm{M} \Omega$ |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 1.2 \mathrm{~V}$ | A | -40 | 0.5 | 1.3 | - | $\mathrm{M} \Omega$ |
| Inverting Input Bias Current |  | A | 25 | - | 2 | 7.5 | $\mu \mathrm{A}$ |
|  |  | A | Full | - | 5 | 15 | $\mu \mathrm{A}$ |
| Inverting Input Bias Current Drift |  | B | Full | - | 60 | 200 | $n \mathrm{n} /{ }^{\circ} \mathrm{C}$ |
| Inverting Input Bias Current Common-Mode Sensitivity | $\Delta \mathrm{V}_{\text {CM }}= \pm 1.8 \mathrm{~V}$ | A | 25 | - | 3 | 6 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 1.8 \mathrm{~V}$ | A | 85 | - | 4 | 8 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{CM}}= \pm 1.2 \mathrm{~V}$ | A | -40 | - | 4 | 8 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input Bias Current Power Supply Sensitivity | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.8 \mathrm{~V}$ | A | 25 | - | 2 | 5 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.8 \mathrm{~V}$ | A | 85 | - | 4 | 8 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | $\Delta \mathrm{V}_{\mathrm{PS}}= \pm 1.2 \mathrm{~V}$ | A | -40 | - | 4 | 8 | $\mu \mathrm{A} / \mathrm{V}$ |

Electrical Specifications $V_{S U P P L Y}= \pm 5 V, A_{V}=+1, R_{F}=560 \Omega, R_{S}=650 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)


Electrical Specifications $V_{S U P P L Y}= \pm 5 V, A_{V}=+1, R_{F}=560 \Omega, R_{S}=650 \Omega, R_{L}=100 \Omega$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | (NOTE 3) TEST LEVEL | TEMP. ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate ( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}_{\text {P-P }}, \mathrm{A}_{\mathrm{V}}=+2$ ) | +SR | B | 25 | - | 1400 | - | V/us |
|  | -SR (Note 7) | B | 25 | - | 800 | - | V/us |
| Slew Rate$\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{~A}_{\mathrm{V}}=-1, \mathrm{R}_{\mathrm{F}}=475 \Omega\right)$ | +SR | B | 25 | - | 2200 | - | V/us |
|  | -SR (Note 7) | B | 25 | - | 1200 | - | V/us |
| Settling Time (VOUT $=+2 \mathrm{~V}$ to 0 V step, Note 6) | To 0.1\% | B | 25 | - | 15 | - | ns |
|  | To 0.05\% | B | 25 | - | 20 | - | ns |
|  | To 0.02\% | B | 25 | - | 40 | - | ns |
| Overdrive Recovery Time | $\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}$ | B | 25 | - | 8.5 | - | ns |
| VIDEO CHARACTERISTICS $A_{V}=+2, \mathrm{R}_{\mathrm{F}}=750 \Omega$, Unless Otherwise Specified |  |  |  |  |  |  |  |
| Differential Gain ( $\mathrm{f}=3.58 \mathrm{MHz}$ ) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.02 | - | \% |
|  | $\mathrm{R}_{\mathrm{L}}=75 \Omega$ | B | 25 | - | 0.03 | - | \% |
| Differential Phase ( $\mathrm{f}=3.58 \mathrm{MHz}$ ) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | B | 25 | - | 0.03 | - | Degrees |
|  | $R_{L}=75 \Omega$ | B | 25 | - | 0.05 | - | Degrees |
| DISABLE CHARACTERISTICS |  |  |  |  |  |  |  |
| Disabled Supply Current | $\mathrm{V}_{\text {DISABLE }}=0 \mathrm{~V}$ | A | Full | - | 3 | 4 | mA/Op Amp |
| DISABLE Input Logic Voltage | Low | A | Full | - | - | 0.8 | V |
|  | High | A | 25, 85 | 2.0 | - | - | V |
|  |  | A | -40 | 2.4 | - | - | V |
| DISABLE Input Logic Low Current | $V_{\text {DISABLE }}=0 \mathrm{~V}$ | A | Full | - | 100 | 200 | $\mu \mathrm{A}$ |
| DISABLE Input Logic High Current | $V_{\text {DISABLE }}=5 \mathrm{~V}$ | A | Full | - | 1 | 15 | $\mu \mathrm{A}$ |
| Output Disable Time (Note 6) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}= \pm 1 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DISABLE }}=2.4 \mathrm{~V} \text { to } 0.4 \mathrm{~V} \\ & \hline \end{aligned}$ | B | 25 | - | 30 | - | ns |
| Output Enable Time (Note 6) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}= \pm 1 \mathrm{~V}, \\ & \mathrm{~V}_{\text {DISABLE }}=0.4 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \end{aligned}$ | B | 25 | - | 150 | - | ns |
| Disabled Output Capacitance | $V_{\text {DISABLE }}=0 \mathrm{~V}$ | B | 25 | - | 4.5 | - | pF |
| Disabled Output Leakage (Note 6) | $\begin{aligned} & \mathrm{V}_{\overline{\text { DISABLE }}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=+2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | A | Full | - | 2 | 10 | $\mu \mathrm{A}$ |
| All Hostile Off Isolation (VISABLE $=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{A}_{\mathrm{V}}=+2$, Note 6) | At 5MHz | B | 25 | - | 65 | - | dB |
|  | At 10 MHz | B | 25 | - | 60 | - | dB |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |  |
| Power Supply Range |  | C | 25 | $\pm 4.5$ | - | $\pm 5.5$ | V |
| Power Supply Current (Note 6) |  | A | 25 | 5.6 | 5.8 | 6.1 | mA/Op Amp |
|  |  | A | Full | 5.4 | 5.9 | 6.3 | mA/Op Amp |

## NOTES:

3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
4. The typical use for these amplifiers is in multiplexed configurations, where one amplifier (hostile channel) is enabled, and the passive channel is disabled. The crosstalk data specified is tested in this manner, with the input signal applied to the hostile channel, while monitoring the output of the passive channel. Crosstalk performance with both the hostile and passive channels enabled is typically -63dB at 5 MHz , and -58 dB at 10 MHz .
5. Undershoot dominates for output signal swings below GND (e.g., $0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ), yielding a higher overshoot limit compared to the $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 0.5 V condition. See the "Application Information" section for details.
6. See Typical Performance Curves for more information.
7. Slew rates are asymmetrical if the output swings below GND (e.g., a bipolar signal). Positive unipolar output signals have symmetric positive and negative slew rates comparable to the +SR specification. See the "Application Information" section, and the pulse response graphs for details.

## Application Information

## Relevant Application Notes

The following Application Notes pertain to the HFA1245:

- AN9787-An Intuitive Approach to Understanding Current Feedback Amplifiers
- AN9420-Current Feedback Amplifier Theory and Applications
- AN9663-Converting from Voltage Feedback to Current Feedback Amplifiers

These publications may be obtained from Intersil's web site (http://www.intersil.com).

## Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $R_{F}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HFA1245 design is optimized for a $750 \Omega R_{F}$ at a gain of +2 . Decreasing $R_{F}$ decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth. For good channel-tochannel gain matching, it is recommended that all resistors (termination as well as gain setting) be $\pm 1 \%$ tolerance or better. Note that a series input resistor, on +IN , is required for a gain of +1 , to reduce gain peaking and increase stability.

TABLE 1. OPTIMUM FEEDBACK RESISTOR

| GAIN <br> $\left(\mathbf{A}_{\mathbf{V}}\right)$ | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | BANDWIDTH <br> $\mathbf{( M H z )}$ |
| :---: | :---: | :---: |
| -1 | 475 | 280 |
| +1 | $560\left(+\mathrm{R}_{\mathrm{S}}=650 \Omega\right)$ | 260 |
| +2 | 750 | 420 |
| +5 | 200 | 270 |
| +10 | 180 | 140 |

## Channel-To-Channel Frequency Response Matching

The frequency response of channel 1 and channel 2 aren't perfectly matched. For the best channel-to-channel frequency response match in a gain of 2 (see Figure 1), use $R_{F}=650 \Omega$ for channel 1 and $R_{F}=806 \Omega$ for channel 2.


## Non-inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be $\geq 50 \Omega$. This is especially important in inverting gain configurations where the non-inverting input would normally be connected directly to GND.

## Pulse Undershoot and Asymmetrical Slew Rates

The HFA1245 utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0 V , resulting in added distortion for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (see Figures 7, 11, 15, and 19). This undershoot isn't present for small bipolar signals, or large positive signals. Another artifact of the composite device is asymmetrical slew rates for output signals with a negative voltage component. The slew rate degrades as the output signal crosses through OV (see Figures 7, 11, 15, and 19), resulting in a slower overall negative slew rate. Positive only signals have symmetrical slew rates as illustrated in the large signal positive pulse response graphs (see Figures 5, 9, 13, and 17).

## DISABLE Input TTL Compatibility

The HFA1245 derives an internal GND reference for the digital circuitry as long as the power supplies are symmetrical about GND. With symmetrical supplies the digital switching threshold $\left(\mathrm{V}_{\mathrm{TH}}=\left(\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}\right) / 2=(2.0+0.8) / 2\right)$ is 1.4 V , which ensures the TTL compatibility of the DISABLE input. If asymmetrical supplies (e.g., $+10 \mathrm{~V}, 0 \mathrm{~V}$ ) are utilized, the switching threshold becomes:
$\mathrm{V}_{\mathrm{TH}}=\frac{\mathrm{V}++\mathrm{V}-}{2}+1.4 \mathrm{~V}$,
and the $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels will be $\mathrm{V}_{\mathrm{TH}} \pm 0.6 \mathrm{~V}$, respectively.

## Optional GND Pin for TTL Compatibility

Pin 12 is an optional GND reference used to ensure the TTL compatibility of the $\overline{\text { DISABLE }}$ inputs. With symmetrical supplies the GND pin may be unconnected, or connected directly to GND. If asymmetrical supplies (e.g., +10V, 0V) are utilized, and TTL compatibility is desired, the GND pin must be connected to GND. With an external GND, the DISABLE input is TTL compatible regardless of supply voltage utilized.

## PC Board Layout

The HFA1245's frequency response depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground at the amplifier's inverting input (-IN), as this capacitance causes gain peaking, pulse overshoot, and if large enough, instability. To reduce this capacitance, the designer should remove the ground plane under traces connected to -IN, and keep connections to -IN as short as possible.

An example of a good high frequency layout is the HA5022 evaluation board discussed below.

## Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor $\left(R_{S}\right)$ in series with the output prior to the capacitance.

Figure 2 details starting points for the selection of this resistor. The points on the curve indicate the $R_{S}$ and $C_{L}$ combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.
$R_{S}$ and $C_{L}$ form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 260 MHz (for $A_{V}=+1$ ). By decreasing $R_{S}$ as $\mathrm{C}_{\mathrm{L}}$ increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. Even so,
bandwidth still decreases as the load capacitance increases. For example, at $A_{V}=+1, R_{S}=45 \Omega, C_{L}=40 p F$, the overall bandwidth is 185 MHz , but the bandwidth drops to 85 MHz at $A_{V}=+1, R_{S}=9 \Omega, C_{L}=330 p F$.


FIGURE 2. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

## Evaluation Board

Evaluate the HFA1245's performance using the HA5022 evaluation board (part number HA5022EVAL). Please contact your local sales office for ordering information. The feedback and gain setting resistors must be replaced with the appropriate value (see "Optimum Feedback Resistor" table) for the gain being evaluated. Also, replace the two $0 \Omega$ series output resistors ( $\mathrm{R}_{\mathrm{S}}$ ) with $50 \Omega$ resistors.
The modified schematic of the board is shown in Figure 3.


FIGURE 3. EVALUATION BOARD SCHEMATIC MODIFIED FOR $A_{V}=+2$

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified


FIGURE 4. SMALL SIGNAL POSITIVE PULSE RESPONSE


FIGURE 6. SMALL SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 8. SMALL SIGNAL POSITIVE PULSE RESPONSE


FIGURE 5. LARGE SIGNAL POSITIVE PULSE RESPONSE


FIGURE 7. LARGE SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 9. LARGE SIGNAL POSITIVE PULSE RESPONSE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 10. SMALL SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 12. SMALL SIGNAL POSITIVE PULSE RESPONSE


FIGURE 14. SMALL SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 11. LARGE SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 13. LARGE SIGNAL POSITIVE PULSE RESPONSE


FIGURE 15. LARGE SIGNAL BIPOLAR PULSE RESPONSE

Typical Performance Curves $\mathrm{V}_{\mathrm{SUPPLY}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 16. SMALL SIGNAL POSITIVE PULSE RESPONSE


FIGURE 18. SMALL SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 20. OUTPUT DISABLE / ENABLE RESPONSE


FIGURE 17. LARGE SIGNAL POSITIVE PULSE RESPONSE


FIGURE 19. LARGE SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 21. OPEN LOOP TRANSIMPEDANCE

Typical Performance Curves $\mathrm{V}_{\mathrm{SUPPLY}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 22. FREQUENCY RESPONSE


FIGURE 24. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 26. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 23. FREQUENCY RESPONSE


FIGURE 25. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 27. FULL POWER BANDWIDTH

Typical Performance Curves $\mathrm{V}_{\mathrm{SUPPLY}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 28. GAIN FLATNESS


FIGURE 30. CROSSTALK (PASSIVE CHANNEL DISABLED)


FIGURE 32. REVERSE ISOLATION


FIGURE 29. CROSSTALK (PASSIVE CHANNEL ENABLED)


FIGURE 31. ALL HOSTILE OFF ISOLATION


FIGURE 33. ENABLED OUTPUT RESISTANCE

Typical Performance Curves $V_{S U P P L Y}= \pm 5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=$ Value From the Optimum Feedback Resistor Table, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 34. 3rd ORDER INTERCEPT vs FREQUENCY


FIGURE 36. INPUT NOISE CHARACTERISTICS


FIGURE 38. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 35. SETTLING TIME RESPONSE


FIGURE 37. OUTPUT VOLTAGE vs TEMPERATURE


FIGURE 39. DISABLED OUTPUT LEAKAGE vs TEMPERATURE

## Die Characteristics

DIE DIMENSIONS:
69 mils x 92 mils $\times 19$ mils
$1750 \mu \mathrm{~m} \times 2330 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu(2\%)/TiW
Thickness: Metal 1: 8k $\AA 0.4 \mathrm{k} \AA$
Type: Metal 2: AICu(2\%)
Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

SUBSTRATE POTENTIAL (POWERED UP):
Floating (Recommend Connection to V-)

## PASSIVATION:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:
180

Metallization Mask Layout
HFA1245


NOTE:
8. This is an optional GND pad. Users may set a GND reference, via this pad, to ensure the TTL compatibility of the DISABLE inputs when using asymmetrical supplies (e.g., $\mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ ). See the "Application Information" section for details.

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: $\operatorname{INCH}$. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. E and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{C}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch $(0.25 \mathrm{~mm})$.
9. N is the maximum number of terminal positions.
10. Corner leads (1, $\mathrm{N}, \mathrm{N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch ( 0.76 1.14 mm ).

E14.3 (JEDEC MS-001-AA ISSUE D) 14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8 |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |
| D | 0.735 | 0.775 | 18.66 | 19.68 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | $0.100 ~ B S C$ | $2.54 ~ B S C$ | - |  |  |
| $e_{A}$ | 0.300 |  | BSC | 7.62 BSC | 6 |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |
| N | 14 |  | 14 |  | 9 |

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

[^0]
[^0]:    For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

